

### -SSC8027GS6

### **P-Channel Enhancement Mode MOSFET**

#### > Features

VDS	VGS	RDSON Typ.	ID
201/	100mF		-2A
-20V	TOV	170mR@-2V5	-2A

# Description

This device is produced with high cell density DMOS trench technology, which is especially used to minimize on-state resistance. This device particularly suits low voltage applications such as portable equipment, power management and other battery powered circuits, and low in-line power dissipation are Needed in a very small outline surface mount package.

## > Applications


- Load Switch
- Portable Devices
- DCDC Conversion


## Ordering Information

Device	Package	Shipping	
SSC8027GS6	SOT23	3000/Reel	


# > Pin configuration

Top view





SOT-23





# ➤ **Absolute Maximum Ratings**(T<sub>A</sub>=25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit
$V_{DSS}$	Drain-to-Source Voltage	-20	V
V <sub>GSS</sub>	Gate-to-Source Voltage	±8	V
l <sub>D</sub>	Continuous Drain Current <sup>a</sup>	-2	Α
I <sub>DM</sub>	Pulsed Drain Current <sup>b</sup>	-8	Α
P <sub>D</sub>	Power Dissipation <sup>c</sup>	0.7	W
P <sub>DSM</sub>	Power Dissipation <sup>a</sup>	0.4	W
TJ	Operation junction temperature	-55 to 150	°C
T <sub>STG</sub>	Storage temperature range	-55 to 150	°C

## **Thermal Resistance Ratings**( $T_A$ =25°C unless otherwise noted)

Symbol	Parameter	Typical	Maximum	Unit
R <sub>0JA</sub>	Junction-to-Ambient Thermal Resistance <sup>a</sup>		320	°C/W
Rejc	Junction-to-Case Thermal Resistance		160	C/VV

#### Note:

- a. The value of R<sub>⊕JA</sub> is measured with the device mounted on 1 in² FR-4 board with 2oz.copper,in a still air environment with T<sub>A</sub>=25°C. The value in any given application depends on the user is specific board design. The current rating is based on the t≤ 10s thermal resistance rating.
- b. Repetitive rating, pulse width limited by junction temperature.
- c. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.




# ➤ Electronics Characteristics(T<sub>A</sub>=25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур.	Max	Unit	
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	VGS=0V,ID=-250uA	-20			V	
V <sub>GS (th)</sub>	Gate Threshold Voltage	VDS=VGS,ID=-250uA	-0.45	-0.75	-1.1	V	
R <sub>DS(on)</sub>	Drain-Source	VGS=-4.5V,ID=-0.45A		100	130	- mR	
T CDS(OII)	OnResistance	VGS=-2.5V,ID=-0.35A		170	230		
I <sub>DSS</sub>	Zero Gate Voltage  Drain Current	VDS=-20V,VGS=0V			-1	uA	
I <sub>GSS</sub>	Gate-Source leak	VGS=±8V,VDS=0V			±100	nA	
G <sub>FS</sub>	Transconductance	VDS=-5V,ID=-1.4A		6.5		S	
V <sub>SD</sub>	Forward Voltage	VGS=0V,IS=-1A	-0.5		-1.2	V	
Ciss	Input Capacitance			376			
Coss	Output Capacitance	VDS=-6V, VGS=0V, f=1MHz		187		pF	
Crss	Reverse Transfer Capacitance			78			
T <sub>D(ON)</sub>	Turn-on delay time			13			
Tr	Rise Time	VGS=-6V,		8		<u></u>	
T <sub>D(OFF)</sub>	Turn-off delay time	VGEN=-4.5V, RL=6R, RG=6R,ID=-1.0A		42		ns	
Tf	Fall Time			11			




# ➤ Typical Characteristics(T<sub>A</sub>=25°C unless otherwise noted)




On-Resistance vs. Drain Current and Gate Voltage








# > Package Information



## **TAPE AND REEL DATA**





Symbol	A0	A1	B0	B1	K0	$\mathbf{D}_0$	$D_1$	$\mathbf{P}_0$	$\mathbf{P}_1$
Spec	3.15±0.10	1.15±0.10	2.80±0.10	2.15±0.10	1.30±0.10	1.55±0.10	1.10±0.10	4.00±0.10	4.00±0.10
Symbol	W	Е	F	Pa	t	t1	10*P0	4-P0	
Spec	7.95±0.05	1.70±0.05	3.50±0.10	2.00±0.10	0.21±0.02	0.05以上	40.00±0.10	4.00±0.10	


# NOTE:

1.材料: PC+PS导电

2:10个链孔的累积公差不能超过0.2MM;

3.250MM带子的扇形不得超过1MM;

4.按照EIA-481-D的要求。





## > History Version

V2.0		
V3.0	Update Rdson-2.5V From 135 $\sim$ 170m $\Omega$ To 170 $\sim$ 230m $\Omega$	2022-05-24
V3.1	Update V <sub>GS</sub> Max From -1.5V To -1.1V	2022-08-30

#### **DISCLAIMER**

AFSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. AFSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICIENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

THE GRAPHS PROVIDED IN THIS DOCUMENT ARE STATISTICAL SUMMARIES BASED ON A LIMITED NUMBER OF SAMPLES AND ARE PROVIDED FOR INFORMATIONAL PURPOSE ONLY. THE PERFORMANCE CHARACTERISTICS LISTED IN THEM ARE NOT TESTED OR GUARANTEED. IN SOME GRAPHS, THE DATA PRESENTED MAY BE OUTSIDE THE SPECIFIED OPERATING RANGE (E.G. OUTSIDE SPECIFIED POWER SUPPLY RANGE) AND THEREFORE OUTSIDE THE WARRANTED RANGE.